We report the experimental observations of microscopic discontinuities in a one-dimensional chaotic return map based on structures in a scale-dependent Lyapunov exponent. The chaos is realized in an autonomous Boolean network which is constructed using asynchronous logic gates to form a map operator that outputs an unclocked pulse-train of varying widths. The map operator executes pulse-width stretching and folding and the operator's output is fed back to its input to continuously iterate the map. Using a simple model, we show that the structured scale-dependence in the system's Lyapunov exponent is the result of the discrete logic elements in the map operator's stretching function.
We report the experimental observations of microscopic discontinuities in a one-dimensional chaotic return map based on structures in a scale-dependent Lyapunov exponent. The chaos is realized in an autonomous Boolean network which is constructed using asynchronous logic gates to form a map operator that outputs an unclocked pulse-train of varying widths. The map operator executes pulse-width stretching and folding and the operator's output is fed back to its input to continuously iterate the map. Using a simple model, we show that the structured scale-dependence in the system's Lyapunov exponent is the result of the discrete logic elements in the map operator's stretching function. Understanding the distinct roles of noise and determinism is important for all experimental chaotic systems. We examine a scale-dependent Lyapunov exponent (SDLE) of a Boolean chaotic system that iterates the dynamics a one-dimensional (1D) map. A SDLE was studied previously as a way to distinguish the entropy of microscopic noise from the entropy of macroscopic chaos [1] [2] [3] . This distinction is of increasing importance as physical random number generators that use chaotic systems as entropy sources continue to be developed [4] [5] [6] [7] [8] . Our experiment iterates a macroscopic tent map with microscopic discontinuities that are blurred by the noise of the system. Here, we demonstrate that scaling of these discontinuities manifests as a structured scale-dependence in the Lyapunov exponent of our Boolean chaotic system. Boolean chaos is a term used to describe the phenomenon of deterministic dynamics in unclocked Boolean networks with an exponential divergence of neighboring trajectories. Originally, theories of continuous, ideal Boolean networks predicted non-repeating switching in certain networks, but without chaos [9] . Contrary to this prediction, recent experiments showed that physical logic gates can introduce non-ideal effects that give rise to such chaos [10] . Boolean chaos has been reported in both autonomous and driven networks [10, 11] , both of which yield complex, multi-dimensional dynamics. Onedimensional (1D) Boolean chaotic maps were theorized for specific non-ideal effects [12] . Here, we examine the first experimental 1D Boolean chaotic map and report its unique, multi-scaled features.
Our experimental setup is influenced by recent studies of non-chaotic autonomous Boolean systems. In particular, asynchronous networks of logic gates were studied as excitable systems with synchronization patterns [13, 14] and phase oscillators with chimera states [15, 16] . One appealing feature of these Boolean systems is that they can be implemented entirely on a field-programmable gate array (FPGA), a common component in modern electronics. This platform allows for large dynamical networks of asynchronous logic gates to easily be built [8, [13] [14] [15] [16] . The implementation of our experiment is also facilitated by an FPGA, where we note that our system is not a simulation on a finite-state-machine (see [17] and references therein); it is an unclocked system with non-zero entropy and a potential continuum of dynamical states that are subject to analog effects and experimental noise.
Our experimental system is shown in Fig. 1a , which is initialized by an input voltage pulse of initial pulse-width w 0 . This pulse drives a map operator M which consists of two separate functions: a pulse-width folding-function f and a pulse-width gain-function g that approximately doubles a pulse's width (details provided later), where this combination of folding and stretching are sufficient conditions to see chaos [18] . The output voltage of M is labeled as v out , and a delay line routes v out back to the input of M , where the delay is long enough to ensure only one pulse is in this feedback loop at a time. We note that this is a time-delay system with an infinite dimensional phase space, but neighboring pulses do not interact, allowing for 1D dynamics. This system remains in a stable steady state v out = 0 V until we inject a pulse, and thus w 0 serves as its initial condition.
After an initial pulse is injected, the system produces a self-sustaining pulse-train. In Figs. 1b-c, we plot the temporal evolution of v out , which contains pulses that occur with non-repeating pulse-widths w i and nonrepeating spacings y i . Thus, the transition times in v out are the state variables of the chaos. This is different from analog chaotic circuits that iterate 1D maps in discrete or continuous time and use voltage or current as the state variables [19, 20] . The power spectral density of v out (not shown) is broadband with prominent frequency components at integer multiples of 1/T ∼ 13 MHz, where T =w +ȳ ∼ 76 ns is the average pulse-repetition period and can be adjusted with the feedback delay.
To analyze the dynamics, we study w i , which is plotted in Fig. 1d ; as we will show later, y i is a function of w i and contains no new information about the dynamics. We construct the return map using (w i , w i+1 ) in Fig. 1e , which shows a 1D structure similar to a tent map [18] . Figure 1e also shows that the density of the return map is non-uniform, which differs from an ideal tent map.
We fit Fig. 1e using a piecewise-linear function
where m is the average slope and τ n is the folding point. The fit yields m fit = 1.95±0.01 and τ n,fit = 11.7±0.01 ns, which shows that the map is not a tent-map of full height. We note that a tent map of full height in the experimental Boolean implementation can only show transient chaos before collapsing to the steady state v out = 0 V due to short-pulses rejection (SPR) by the physical logic gates [10] . The slope m = 1.95 limits the grammar of the map and prevents pulse widths w i 1 ns, allowing for nontransient chaos.
Interestingly, we might approximate the Lyapunov exponent λ using m fit such that λ ∼ ln(1.95)/T [18] . However, using this fit of the return map to estimate λ assumes a continuous map. As we will discuss later, the discrete logic gates in the system's design create discontinuities in the output of the operator M . To to avoid assumptions about the experimental system, we instead compute a SDLE from w i .
We define a SDLE as the divergence of neighboring trajectories, where neighbors (w i , w j ) satisfy < |w i − w j | < + ∆ . An example of neighboring (w i , w j ) is shown in Fig. 2a . To calculate λ( ), we average the separation of (w i , w j ) over neighboring trajectories for a given . An example is shown in Fig. 2b , where a linear fit of the local divergence shows λ( )/T ∼ 0.7. The calculated λ( ) for a scan of in 10 ps steps is shown in Fig. 2c . In the figure, we use a scaling reference of τ 1 , which is the approximate delay time through a single logic element. We note that λ( )/T > 0 is an indicator of trajectory separation at an exponential rate. Figure 2c demonstrates that the experimental system exhibits exponential separation from both noise and chaos. Neighboring points on the return map with d o < τ 1 have an initial separation that is dominated by noise, while for d o > τ 1 the SDLE shows oscillations in the divergence rate at frequency ∼ 1/(2τ 1 ) near λ( )/T ∼ ln(2) (the value of the Lyapunov exponent for a continuous tent-map of the full height). Thus, the rate of divergence shows a structured scale-dependence about a global rate that is described by the macroscopic features of the return map. Understanding this phenomenon is important for exploiting/avoiding scale-dependent entropy sources. In the remainder of this paper, we briefly outline the design of Fig. 1a and examine the map operator's functions to motivate a simple model that exhibits a similarly structured SDLE.
Our experimental system exploits the propagation delays of pulses as they transmit through logic gates. In the simplest example, the feedback loop τ N in Fig. 1a acts as a continuous delay line that routes pulses from the output of the map operator back to its input. This delay line is constructed using cascaded NOT gates [13] , where even numbers of NOT gates are used to reduce asymmetries between rise and fall times of pulse edges that propagate [10] and preserve pulse widths. The number of NOT gates n sets the propagation delay τ n .
In the map operator, a folding function f is implemented with the circuit in Fig. 3a . In the figure, v in and v a are signals for input pulses of width w in and output pulses of width w a , respectively, such that w a ∼ w in for w in ≤ τ n and w a ∼ (2τ n − w in ) for τ n < w in ≤ 2τ n . To illustrate this circuit's folding, in Fig. 3b we plot experimental examples of (v in , v a ) of the folding circuit, and in Fig. 3c , we scan w in and plot the respective w a . We model w a = f (w in ) from Eq. [1] with m = 1, and we note f (w in ) does not address y i , but based on the folding circuit's operation, we derive y i = τ N + τ n − w i for w i ≤ τ n and y i = τ N otherwise.
The pulse-width gain function g of the map operator is shown Fig. 4a . In the figure, an input pulse v a is launched into a delay line of NOT gates, where AND gates compare the outputs of gates (k, 2k), where k is the index number of K total NOT gates such that 2k max = K. The AND-gate outputs drive a multi-input OR-gate, which outputs a pulse v out of width w out for τ K > w out , where τ K is the delay through K gates. To illustrate the pulse-width gain from this circuit, we plot examples of (v a , v out ) and a scan of (w a , w out ) in Figs. 4b-c, respectively. The resulting waveforms show approximate pulse-width doubling and the characterization of (w a , w out ) has average slope ∼ 2.
However, the discrete nature of the AND-gate comparisons of the delay line in Fig. 4a creates regularly-spaced, small-scale discontinuities that are not resolved in Fig.  4c due to noise. Based on these discrete comparisons, we model the pulse-width gain as (2) where τ 1 w a /τ 1 is a measure of w a in single gate-delays, and h is a function that describes the width of an output pulse for a single gate. As w in increases in Eq. [2] , g is discontinuous and increases by steps of τ 1 . We define h(0) = 0 such that, when w in is an integer multiple of τ 1 (w a − τ 1 w a /τ 1 = 0), the pulse-width gain is exactly 2. When w a is not an integer multiple of τ 1 , h provides a corrective term that describes the continuous growth of pulse widths, where the input to h resets at each multiple of τ 1 . Thus, the function g is has an average slope ∼ 2 with discontinuities spaced regularly by τ 1 and local slope(s) h (w in ) in between each discontinuity. For simplicity, we let h(w a ) = w a such that the map w i+1 = M (w i ) = g(f (w i )) is an example of a piecewiselinear system that exhibits noise-induced chaos. Noiseinduced chaos occurs in chaotic systems that only show periodic or steady state dynamics without the presence of noise [1] . Similar models with fine-scaled discontinuities have been previously studied with the use of a SDLE, where with enough noise, these simulated chaotic maps exhibit characteristics of their macroscopic map structures [2] . A different choice for h, such as a nonlinear function, can yield chaos without noise, but we choose the simplest model with noise to demonstrate the experimental observations. Noise in the FPGA causes jitter in w i , where we measure the jitter to be approximately Gaussian with standard deviation (STD) σ ∼ 90 ps. We simulate the map w i+1 = M (w i ) using Eqs. [1] [2] with m = 1, τ n = 12 ns, τ 1 = 0.3 ns, and additive-whiteGaussian-noise at every iteration (STD = σ).
The simulated return map is shown in Fig. 5a with a 1D structure similar to a tent map with slopes ∼ ±2. The probability density of the map is also non-uniform, where clustering occurs at evenly-spaced intervals. This differs from the experimental density because, in the model, we can guarantee that τ n = Lτ 1 , for integer L. Even though there are an integer number of logic gates in the experimental τ n , heterogeneities in gate delays due to physical effects and FPGA routing cause τ n = Lτ 1 ± τ , where τ is a cumulative timing difference. We implement a timing difference in the model (not shown) and note that clustering in the return map changes with τ . We calculate the simulated SDLE λ sim ( ) for the return map in Fig. 5a using the same method applied to the experimental data. The result is plotted in Fig. 5b , demonstrating that λ sim ( ) also has microscopic features ∼ O(τ 1 ) that oscillate about the average divergence of the macroscopic map. Thus, the results from the simple model are quantitatively similar to those from the experimental Boolean system, where more agreement can likely be achieved by introducing individual gate-delay heterogeneities, using a macroscopic slope m = 1.95, and exploring nonlinear functions for h.
Interestingly, the structures in the simulated SLDE become more (less) pronounced for lower (higher) levels of noise, and for sufficiently high noise levels, the structures are no longer detectable. This suggests that some physical systems may have underlying scale-dependent structures that may or may not be detected depending on noise levels. Furthermore, introducing irregularly-spaced discontinuities in the model (not just at τ 1 but at τ 1 , 2τ 1 , etc.) also blurs these structures and suggests that heterogeneities may be a mechanism that removes structures in the SDLE. In our experiment, the spacings between discontinuities can be tuned by moving the AND-gate inputs in Fig. 4a , and thus our 1D Boolean chaotic system is a good candidate to begin exploring these concepts.
In summary, we present an experimental chaotic system with a macroscopic 1D return map and microscopic, regularly-spaced discontinuities that are apparent in the structure of SDLE. These discontinuities are the result of the discrete nature of the logic gates in our design on the FPGA that stretches pulse widths as part of a 1D map operator. Using a physically-motivated, simple model, we reproduce a similarly structured scale-dependent Lyapunov exponent that warrants additional experimental and theoretical study.
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